



Microprogramming

Arvind


Computer Science & Artificial Intelligence Lab
M.I.T.

*Based on the material prepared by
Arvind and Krste Asanovic*

ISA to Microarchitecture Mapping

- An ISA often designed for a particular microarchitectural style, e.g.,
 - CISC \Rightarrow microcoded
 - RISC \Rightarrow hardwired, pipelined
 - VLIW \Rightarrow fixed latency in-order pipelines
 - JVM \Rightarrow software interpretation
- But an ISA can be implemented in any microarchitectural style
 - Pentium-4: hardwired pipelined CISC (x86) machine (with some microcode support)
 - This lecture: a microcoded RISC (MIPS) machine
 - Intel will probably eventually have a dynamically scheduled out-of-order VLIW (IA-64) processor
 - PicoJava: A hardware JVM processor

Microarchitecture: *Implementation of an ISA*



Structure: How components are connected.


Static

Behavior: How data moves between components


Dynamic

Microcontrol Unit *Maurice Wilkes, 1954*

Embed the control logic state table in a memory array



Microcoded Microarchitecture




The MIPS32 ISA

- Processor State
 - 32 32-bit GPRs, R0 always contains a 0
 - 16 double-precision/32 single-precision FPRs
 - FP status register, used for FP compares & exceptions
 - PC, the program counter
 - some other special registers
- Data types
 - 8-bit byte, 16-bit half word
 - 32-bit word for integers
 - 32-bit word for single precision floating point
 - 64-bit word for double precision floating point
- Load/Store style instruction set
 - data addressing modes- immediate & indexed
 - branch addressing modes- PC relative & register indirect
 - Byte addressable memory- big-endian mode


See H&P p129-137 & Appendix C (online) for full description

All instructions are 32 bits

MIPS Instruction Formats




A Bus-based Datapath for MIPS



Microinstruction: register to register transfer (17 control signals)

MA ← PC means RegSel = PC; enReg=yes; IdMA= yes
 B ← Reg[rt] means RegSel = rt; enReg=yes; IdB = yes

Memory Module



Assumption: Memory operates asynchronously and is slow as compared to Reg-to-Reg transfers

Instruction Execution

Execution of a MIPS instruction involves

1. instruction fetch
2. decode and register fetch
3. ALU operation
4. memory operation (optional)
5. write back to register file (optional)
+ the computation of the
next instruction address

Microprogram Fragments

instr fetch: $MA \leftarrow PC$
 $A \leftarrow PC$
 $IR \leftarrow \text{Memory}$
 $PC \leftarrow A + 4$
 dispatch on OPcode

} *can be
treated as
a macro*

ALU: $A \leftarrow \text{Reg}[rs]$
 $B \leftarrow \text{Reg}[rt]$
 $\text{Reg}[rd] \leftarrow \text{func}(A,B)$
 do instruction fetch

ALUi: $A \leftarrow \text{Reg}[rs]$
 $B \leftarrow \text{Imm}$
 $\text{Reg}[rt] \leftarrow \text{Opcode}(A,B)$
 do instruction fetch

sign extension ...

Microprogram Fragments *(cont.)*

LW: $A \leftarrow \text{Reg}[\text{rs}]$
 $B \leftarrow \text{Imm}$
 $\text{MA} \leftarrow A + B$
 $\text{Reg}[\text{rt}] \leftarrow \text{Memory}$
 do instruction fetch


J: $A \leftarrow \text{PC}$
 $B \leftarrow \text{IR}$
 $\text{PC} \leftarrow \text{JumpTarg}(A, B)$
 do instruction fetch

$\text{JumpTarg}(A, B) =$
 $\{A[31:28], B[25:0], 00\}$

beqz: $A \leftarrow \text{Reg}[\text{rs}]$
 If zero?(A) then go to bz-taken
 do instruction fetch

bz-taken: $A \leftarrow \text{PC}$
 $B \leftarrow \text{Imm} \ll 2$
 $\text{PC} \leftarrow A + B$
 do instruction fetch

MIPS Microcontroller: *first attempt*



Microprogram in the ROM *worksheet*

State	Op	zero?	busy	Control points	next-state
fetch ₀	*	*	*	MA ← PC	fetch ₁
fetch ₁	*	*	yes	fetch ₁
fetch ₁	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	A ← PC	fetch ₃
fetch ₃	*	*	*	PC ← A + 4	?
fetch ₃	ALU	*	*	PC ← A + 4	ALU ₀
ALU ₀	*	*	*	A ← Reg[rs]	ALU ₁
ALU ₁	*	*	*	B ← Reg[rt]	ALU ₂
ALU ₂	*	*	*	Reg[rd] ← func(A,B)	fetch ₀

Microprogram in the ROM


State	Op	zero?	busy	Control points	next-state
fetch ₀	*	*	*	MA ← PC	fetch ₁
fetch ₁	*	*	yes	fetch ₁
fetch ₁	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	A ← PC	fetch ₃
fetch ₃	ALU	*	*	PC ← A + 4	ALU ₀
fetch ₃	ALUi	*	*	PC ← A + 4	ALUi ₀
fetch ₃	LW	*	*	PC ← A + 4	LW ₀
fetch ₃	SW	*	*	PC ← A + 4	SW ₀
fetch ₃	J	*	*	PC ← A + 4	J ₀
fetch ₃	JAL	*	*	PC ← A + 4	JAL ₀
fetch ₃	JR	*	*	PC ← A + 4	JR ₀
fetch ₃	JALR	*	*	PC ← A + 4	JALR ₀
fetch ₃	beqz	*	*	PC ← A + 4	beqz ₀
...					
ALU ₀	*	*	*	A ← Reg[rs]	ALU ₁
ALU ₁	*	*	*	B ← Reg[rt]	ALU ₂
ALU ₂	*	*	*	Reg[rd] ← func(A,B)	fetch ₀

Microprogram in the ROM *Cont.*

State	Op	zero?	busy	Control points	next-state
ALUi ₀	*	*	*	$A \leftarrow \text{Reg}[rs]$	ALUi ₁
ALUi ₁	sExt	*	*	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	ALUi ₂
ALUi ₁	uExt	*	*	$B \leftarrow \text{uExt}_{16}(\text{Imm})$	ALUi ₂
ALUi ₂	*	*	*	$\text{Reg}[rd] \leftarrow \text{Op}(A,B)$	fetch ₀
...					
J ₀	*	*	*	$A \leftarrow \text{PC}$	J ₁
J ₁	*	*	*	$B \leftarrow \text{IR}$	J ₂
J ₂	*	*	*	$\text{PC} \leftarrow \text{JumpTarg}(A,B)$	fetch ₀
...					
beqz ₀	*	*	*	$A \leftarrow \text{Reg}[rs]$	beqz ₁
beqz ₁	*	yes	*	$A \leftarrow \text{PC}$	beqz ₂
beqz ₁	*	no	*	fetch ₀
beqz ₂	*	*	*	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	beqz ₃
beqz ₃	*	*	*	$\text{PC} \leftarrow A+B$	fetch ₀
...					

$$\text{JumpTarg}(A,B) = \{A[31:28], B[25:0], 00\}$$

Size of Control Store



size = $2^{(w+s)} \times (c + s)$

MIPS: $w = 6+2$ $c = 17$ $s = ?$

no. of steps per opcode = 4 to 6 + fetch-sequence

no. of states \approx (4 steps per op-group) x op-groups

+ common sequences

= $4 \times 8 + 10$ states = 42 states $\Rightarrow s = 6$


Control ROM = $2^{(8+6)} \times 23$ bits \approx 48 Kbytes

Reducing Control Store Size

Control store has to be *fast* \Rightarrow *expensive*

- Reduce the ROM height (= address bits)
 - *reduce inputs by extra external logic*
each input bit doubles the size of the control store
 - *reduce states by grouping opcodes*
find common sequences of actions
 - *condense input status bits*
combine all exceptions into one, i.e.,
exception/no-exception
- Reduce the ROM width
 - *restrict the next-state encoding*
Next, Dispatch on opcode, Wait for memory, ...
 - *encode control signals (vertical microcode)*

MIPS Controller V2



Jump Logic

$\mu\text{PCSrc} = \text{Case } \mu\text{JumpTypes}$

next \Rightarrow $\mu\text{PC} + 1$

spin \Rightarrow if (busy) then μPC else $\mu\text{PC} + 1$

fetch \Rightarrow absolute

dispatch \Rightarrow op-group

feqz \Rightarrow if (zero) then absolute else $\mu\text{PC} + 1$

fnez \Rightarrow if (zero) then $\mu\text{PC} + 1$ else absolute

Instruction Fetch & ALU: *MIPS-Controller-2*

State	Control points	next-state
fetch ₀	$MA \leftarrow PC$	next
fetch ₁	$IR \leftarrow \text{Memory}$	spin
fetch ₂	$A \leftarrow PC$	next
fetch ₃	$PC \leftarrow A + 4$	dispatch
...		
ALU ₀	$A \leftarrow \text{Reg}[rs]$	next
ALU ₁	$B \leftarrow \text{Reg}[rt]$	next
ALU ₂	$\text{Reg}[rd] \leftarrow \text{func}(A, B)$	fetch
ALUi ₀	$A \leftarrow \text{Reg}[rs]$	next
ALUi ₁	$B \leftarrow s\text{Ext}_{16}(\text{Imm})$	next
ALUi ₂	$\text{Reg}[rd] \leftarrow \text{Op}(A, B)$	fetch

Load & Store: *MIPS-Controller-2*

State	Control points	next-state
LW ₀	$A \leftarrow \text{Reg}[\text{rs}]$	next
LW ₁	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
LW ₂	$\text{MA} \leftarrow A + B$	next
LW ₃	$\text{Reg}[\text{rt}] \leftarrow \text{Memory}$	spin
LW ₄		fetch
SW ₀	$A \leftarrow \text{Reg}[\text{rs}]$	next
SW ₁	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
SW ₂	$\text{MA} \leftarrow A + B$	next
SW ₃	$\text{Memory} \leftarrow \text{Reg}[\text{rt}]$	spin
SW ₄		fetch

Branches: *MIPS-Controller-2*

State	Control points	next-state
BEQZ ₀	$A \leftarrow \text{Reg}[rs]$	next
BEQZ ₁		fnez
BEQZ ₂	$A \leftarrow \text{PC}$	next
BEQZ ₃	$B \leftarrow \text{sExt}_{16}(\text{Imm} \ll 2)$	next
BEQZ ₄	$\text{PC} \leftarrow A + B$	fetch
BNEZ ₀	$A \leftarrow \text{Reg}[rs]$	next
BNEZ ₁		feqz
BNEZ ₂	$A \leftarrow \text{PC}$	next
BNEZ ₃	$B \leftarrow \text{sExt}_{16}(\text{Imm} \ll 2)$	next
BNEZ ₄	$\text{PC} \leftarrow A + B$	fetch


Jumps: *MIPS-Controller-2*

State	Control points	next-state
J_0	$A \leftarrow PC$	next
J_1	$B \leftarrow IR$	next
J_2	$PC \leftarrow \text{JumpTarg}(A,B)$	fetch
JR_0	$A \leftarrow \text{Reg}[rs]$	next
JR_1	$PC \leftarrow A$	fetch
JAL_0	$A \leftarrow PC$	next
JAL_1	$\text{Reg}[31] \leftarrow A$	next
JAL_2	$B \leftarrow IR$	next
JAL_3	$PC \leftarrow \text{JumpTarg}(A,B)$	fetch
$JALR_0$	$A \leftarrow PC$	next
$JALR_1$	$B \leftarrow \text{Reg}[rs]$	next
$JALR_2$	$\text{Reg}[31] \leftarrow A$	next
$JALR_3$	$PC \leftarrow B$	fetch



Five-minute break to stretch your legs

Implementing Complex Instructions



$rd \leftarrow M[(rs)] \text{ op } (rt)$
 $M[(rd)] \leftarrow (rs) \text{ op } (rt)$
 $M[(rd)] \leftarrow M[(rs)] \text{ op } M[(rt)]$

Reg-Memory-src ALU op
Reg-Memory-dst ALU op
Mem-Mem ALU op

Mem-Mem ALU Instructions:

MIPS-Controller-2

<i>Mem-Mem ALU op</i>	$M[(rd)] \leftarrow M[(rs)] \text{ op } M[(rt)]$	
ALUMM ₀	MA \leftarrow Reg[rs]	next
ALUMM ₁	A \leftarrow Memory	spin
ALUMM ₂	MA \leftarrow Reg[rt]	next
ALUMM ₃	B \leftarrow Memory	spin
ALUMM ₄	MA \leftarrow Reg[rd]	next
ALUMM ₅	Memory \leftarrow func(A,B)	spin
ALUMM ₆		fetch

Complex instructions usually do not require datapath modifications in a microprogrammed implementation
 -- only extra space for the control program

Implementing these instructions using a hardwired controller is difficult without datapath modifications

Performance Issues

Microprogrammed control

⇒ multiple cycles per instruction

Cycle time ?

$$t_c > \max(t_{\text{reg-reg}}, t_{\text{ALU}}, t_{\mu\text{ROM}}, t_{\text{RAM}})$$


Given complex control, t_{ALU} & t_{RAM} can be broken into multiple cycles. However, $t_{\mu\text{ROM}}$ cannot be broken down. Hence

$$t_c > \max(t_{\text{reg-reg}}, t_{\mu\text{ROM}})$$

Suppose $10 * t_{\mu\text{ROM}} < t_{\text{RAM}}$

Good performance, relative to the single-cycle hardwired implementation, can be achieved even with a CPI of 10

Horizontal vs Vertical μ Code



- Horizontal μ code has wider μ instructions
 - Multiple parallel operations per μ instruction
 - Fewer steps per macroinstruction
 - Sparser encoding \Rightarrow more bits
- Vertical μ code has narrower μ instructions
 - Typically a single datapath operation per μ instruction
 - separate μ instruction for branches
 - More steps to per macroinstruction
 - More compact \Rightarrow less bits
- Nanocoding
 - Tries to combine best of horizontal and vertical μ code

Nanocoding


Exploits recurring control signal patterns in μ code, e.g.,

$ALU_0 A \leftarrow Reg[rs]$

...

$ALU_i A \leftarrow Reg[rs]$

...



- MC68000 had 17-bit μ code containing either 10-bit μ jump or 9-bit nanoinstruction pointer
 - Nanoinstructions were 68 bits wide, decoded to give 196 control signals

Some more history ...

- IBM 360
- Microcoding through the seventies
- Microcoding now

Microprogramming in IBM 360

	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
μ inst width (bits)	50	52	85	87
μ code size (K minsts)	4	4	2.75	2.75
μ store technology	CCROS	TCROS	BCROS	BCROS
μ store cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

Only the fastest models (75 and 95) were hardwired

Microcode Emulation

- IBM initially miscalculated the importance of software compatibility with earlier models when introducing the 360 series
- Honeywell stole some IBM 1401 customers by offering translation software (“Liberator”) for Honeywell H200 series machine
- IBM retaliated with optional additional microcode for 360 series that could emulate IBM 1401 ISA, later extended for IBM 7000 series
 - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s
 - *(650 simulated on 1401 emulated on 360)*

Microprogramming thrived in the Seventies

- Significantly faster ROMs than DRAMs were available
- For complex instruction sets, datapath and controller were *cheaper and simpler*
- *New instructions* , e.g., floating point, could be supported without datapath modifications
- *Fixing bugs* in the controller was easier
- ISA compatibility across various models could be achieved easily and cheaply

Except for the cheapest and fastest machines, all computers were microprogrammed

Writable Control Store (WCS)

- Implement control store with SRAM not ROM
 - MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 2-10x slower)
 - Bug-free microprograms difficult to write
- User-WCS provided as option on several minicomputers
 - Allowed users to change microcode for each process
- User-WCS *failed*
 - Little or no programming tools support
 - Difficult to fit software into small space
 - Microcode control tailored to original ISA, less useful for others
 - Large WCS part of processor state - expensive context switches
 - Protection difficult if user can change microcode
 - Virtual memory required *restartable* microcode

Microprogramming: *late seventies*

- With the advent of VLSI technology assumptions about ROM & RAM speed became invalid
- Micromachines became more complicated
 - Micromachines were pipelined to overcome slower ROM
 - Complex instruction sets led to the need for subroutine and call stacks in μ code
 - Need for fixing bugs in control programs was in conflict with read-only nature of μ ROM
 \Rightarrow *WCS (B1700, QMachine, Intel432, ...)*
- Introduction of caches and buffers, especially for instructions, made multiple-cycle execution of reg-reg instructions unattractive

Modern Usage

- *Microprogramming is far from extinct*
- Played a crucial role in micros of the Eighties
 - Motorola 68K series*
 - Intel 386 and 486*
- Microcode plays an assisting role in most modern CISC micros (*AMD Athlon, Intel Pentium-4 ...*)
 - Most instructions are executed directly, i.e., with hard-wired control
 - Infrequently-used and/or complicated instructions invoke the microcode engine
- *Patchable* microcode common for post-fabrication bug fixes, e.g. Intel Pentiums load μ code patches at bootup



Thank you !