JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year II Semester Examinations, December - 2017 Code No: 126EN

	B. Tech III	(Common to ECE, ETM)	Max. Marks:	75
Note: This	s question paper cont	ains two parts A and B. hich carries 25 marks. Answer all ques wer any one full question from each unit a, b, c as sub questions.		
10	marks and	PART - A	(25 Ma	arks)
b) W c) W d) W e) I	What are the document what is the fundament is the sources of the principle of the write	If down device? gy is preferred more than PMOS technol stick diagram? Ital goal in Device modeling? If static and dynamic power consumption in-out. Very useful in the designing of arithmetical states one fast multiplier.	ogy?	[2] [3] [2] [3] [2] [3] [2] [3] [2] [3]
j)	What are feed-throu	PART - B	(50	Marks)
2.a)	What is meant by l	atch up problem? How will you prevent, oltage? Drive the Vt equation for MOS to OR	ransistor.	[5+5]
b)	Define threshold to	OR the various NMOS fabrication	technology.	[5+5]
3.a) b)	Explain with neat Draw and explain	BiCMOS inverter circuit.	MOS inverter.	[10]
4.	Draw the circuit	diagram, stick diagram and layout for CN OR e various layout design rules. CMOS logic circuit for the following exp	aression	
5.a) b	Draw the static $Y = (ABCD)'$	2017		[5+5]
6.	a) Explain differentb) Explain the cor	nt capacitances present in CMOS designated acept of MOSFET as switches with suital OR	ble example.	[5+5]
7	Write short not	tes on:		[5+5]

b) Dynamic Circuits.

17 10 × 40 × 10	17 Tenna 17 g 100 tenna 18 tenna 1 g 100 1000				
2000					
8.a)	Explain the operation of a basic 4 bit adder.				
b)	Explain the operation of booth multiplication with suitable example.				
	OR				
9.a)	Design a 1:16 demultiplexer using 1:8 demultiplexers.				
b)	Draw the structure of a 4×4 static RAM and explain it's operation.				
10.a)	Discuss any two types of programming technology used in F	PGA design.	, a . ii		
b)	Explain ATPG fault models.		[5+5]		
OR					
11.a)	What is programmable devices? How it differs from ROM?				
b)	Explain fault models of VLSI Design.		[5+5]		

---ooOoo---