## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M. Tech II Semester Examinations, August - 2016 DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES

(Embedded Systems)	
Note: This question paper contains two parts A and B.  Part A is compulsory which carries 25 marks. Answer all questions in Part A. consists of 5 Units. Answer any one full question from each unit. Each question 10 marks and may have a, b, c as sub questions.	
PART - A 5 × 5 Mark	ks = 25
<ul> <li>1.a) What is pipelining? Discuss with examples.</li> <li>b) Explain the memory space of TMS320C54XX processors.</li> <li>c) What are programmer's model states?</li> <li>d) Describe briefly the assembly language syntax.</li> <li>e) What is MVFR1?</li> </ul>	[5] (5] [5] [6]
PART – B	
	filter olated +3+4]
<ul> <li>4.a) Explain the pipeline operation of TMS320C54XX processors.</li> <li>b) Write a TMS320C54XX program to implement second-order IIR filter equations d(n) = x(n) + d(n-1) a<sub>1</sub> + d(n-2) a<sub>2</sub></li> <li>y(n) = d(n) b<sub>0</sub> + d(n-1) b<sub>1</sub> + d(n-2) b<sub>2</sub></li> <li>where a<sub>1</sub>, a<sub>2</sub>, b<sub>0</sub>, b<sub>1</sub>, b<sub>2</sub> are filter coefficients (integers), x(n) is the latest input sar y(n) is the filtered output sample, and d(n) is an intermediate result. You may ass that, during calculations, all signals remain within values represented by 16 bits.</li> <li>c) Write a TMS320C54XX program to read 100h words from the input port at add INPORT and store them in the data memory starting at address BUFFER. [3+4]</li> </ul>	dress

<ul><li>Explain the function of on - chip peripherals.</li><li>What is the role of the interrupt pins in a DSP device? Are these the only means of interrupting a DSP program? How do you prevent a signal on an interrupt pin from interrupting a time - critical program being executed by the DSP?</li></ul>							
c)	By means of a figure, TMS320C54XX instruct memory location 80, 81, LD *AR3+, A ADD *AR3+, A STL A, *AR3+	explain the pipe ions if the initia	eline operation of	of the following	ng sequence of values stored in [3+3+4]		
	Explain system control bl Describe the features of the	he cortex – M3 a OR		processors.	[5+5]	\$	
7.a) b)	Explain nested vectored in Describe scalability and c	nterrupt controlle ompatibility of A	er (NVIC). ARM processors.		[5+5]		
8.a) b):	Describe cortex – M4 spe What is barrel shifter?		757 744	*			
9.a) b)	How do you access special How do you access special	OR instructions in largisters in pro	programming?		[5+5]		
10.a) -b)	Give FP registers review.  Describe CPACR register.		* * * * * * * * * * * * * * * * * * *	4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	······[5+5]	, , , , , , , , , , , , , , , , , , ,	
11.a) b)	What is FPCAR? What is FPDSCR?	OR			[5+5]		
* * * * * * * * * * * * * * * * * * *		A V V V V V V V V V V V V V V V V V V V				*	
00Ooo							
:							
* 9 P * 9 P * 10							