JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year II Semester Examinations, May - 2016 VLSI DESIGN

(Computer Science and Engineering)

Time: 3 hours

Max. Marks: 75

Answer any five questions All questions carry equal marks

(1.a)	Explain the following terms related to IC production process i) Diffusion	
	ii) Metallization iii) Encapsulation	
b)	Explain the fabrication process of NMOS with suitable diagrams.	[8+7]
2.a) b)	Draw and explain different pull-up circuits. Draw and explain circuit diagram, VTC and current characteristics of CMOS inv	erter. [6+9]
3.a) b)	With each step explain VLSI Design Flow in detail. Draw the layout diagram of 3 input CMOS NAND gate.	[8+7]
4.a) b)	Explain the effect of cascaded inverters as drivers. What are the different choices between layers to meet user specifications?	[8+7]
5.a) b)	Draw and explain the function of 4 bit ripple carry adder. Draw the circuit diagram Zero/one detector and explain its operation.	[7+8]
6.a) b)	Draw basic DRAM Cell and explain its operation. Draw 4-bit ROM and explain its operation.	[7+8]
7.a) b)	Differentiate the working difference between PLA and PAL with example. Explain the basic functionality of CPLD with neat circuit diagrams.	[7+8]
8.a) b)	Explain about Chip level Test Techniques. What is the need for testing explain with an example.	[8+7]